

Amendments to the Drawings

The attached sheets of drawings include changes to Figs 2a, 2b, 4a, 4b and 5. These sheets, including Figs 2a, 2b, 4a, 4b and 5, replace the original sheets including Figs 2a, 2b, 4a, 4b and 5. The legend "prior art" has been added to the legends of those figures.

Attachment: Replacement sheets of Figs 2a, 2b, 4a, 4b and 5

REMARKS

Examiner Jeffrey Shawn Zweizig is thanked for the thorough examination and search of the subject Patent Application.

Claims 1, 3 - 4, 8 – 9 have been amended and Claims 2, and 5 - 7 have been cancelled.

All Claims are believed to be in condition for Allowance, and that is so requested.

Reconsideration of the rejection of claim 1 35 U.S.C. 102(a) as being anticipated by Applicants' Prior Art Fig. 1 is requested, based on the amended Claim 1 and following remarks.

The amended Claim 1 of the claimed invention discloses:

1.(currently amended) A method of controlling the slew rate on the output terminal of an output buffer wherein the current delivered to said output terminal is varied during voltage transitions by dividing the output transition into various time and current drive segments of said output terminal in following steps:

sequentially turning on a plurality of n first conducting devices when said voltage transition of said output terminal is from a first voltage level to a second voltage level thereby connecting said output terminal to a first fixed voltage potential, wherein said sequentially turning on said plurality of n first conducting devices is accomplished by turning on of each of said first conducting devices after a delay such that the first of said plurality of first conducting devices has the shortest said delay and subsequent conducting devices have subsequently longer said delays,

wherein the time duration of said delay is controlled by a network comprising resistance and capacitance and wherein said capacitance is comprised of the combination of parasitic capacitance of said first conducting device and a first feedback device; and

sequentially turning on a plurality of m second conducting devices when said voltage transition of said output terminal is from said second voltage level to said first voltage level thereby connecting said output terminal to a second fixed voltage potential wherein said second fixed voltage potential is less than said first fixed potential.

The claimed invention is different to Applicant's prior art because Applicants' prior art Fig. 1 does not teach any division of the output transition into various time and current drive as disclosed in the amended Claim 1 of the claimed invention:

1. "(currently amended) A method of controlling the slew rate on the output terminal of an output buffer wherein the current delivered to said output terminal is varied during voltage transitions by dividing the output transition into various time and current drive segments of said output terminal in following steps:....."

Reconsideration of the rejection of claims 1-6, 9, and 10 under 35 U.S.C. 102(b) as being anticipated by Chow (U.S. patent # 5,854,560) is requested, based on the amended Claim 1 and on following remarks:

The amended Claim 1 of the claimed invention discloses:

1. (currently amended) A method of controlling the slew rate on the output terminal of an output buffer wherein the current delivered to said output terminal is varied during voltage transitions by dividing the output transition into

various time and current drive segments of said output terminal in following steps:

sequentially turning on a plurality of n first conducting devices when said voltage transition of said output terminal is from a first voltage level to a second voltage level thereby connecting said output terminal to a first fixed voltage potential, wherein said sequentially turning on said plurality of n first conducting devices is accomplished by turning on of each of said first conducting devices after a delay such that the first of said plurality of first conducting devices has the shortest said delay and subsequent conducting devices have subsequently longer said delays, wherein the time duration of said delay is controlled by a network comprising resistance and capacitance and wherein said capacitance is comprised of the combination of parasitic capacitance of said first conducting device and a first feedback device; and

sequentially turning on a plurality of m second conducting devices when said voltage transition of said output terminal is from said second voltage level to said first voltage level thereby connecting said output terminal to a second fixed voltage potential wherein said second fixed voltage potential is less than said first fixed potential.

The examiner is thanked for allowing Claim 7, 8, 11 and 12 if rewritten in independent form including all of the limitations of the base claim and any intervening claims. Applicant has included Claim 7 and intervening claims 6, 5 and 2 into base claim 1. Claims 2, 5, and 6 have been cancelled subsequently. Claim 1 of the claimed invention is believed to be valid therefore.

Claims 3 - 4, and 8 – 9 are dependent claims upon base claim 1 which is believed to be patentable according the arguments above.

Claim 10 is a dependent claim upon claim 9 which is believed to be patentable.

Furthermore the examiner is thanked for allowing Claim 13 – 32.

Allowance of all Claims is requested.

It is requested that should the Examiner not find that the Claims are now Allowable that the Examiner call the undersigned at 845-452-5863 to overcome any problems preventing allowance.

Respectfully submitted,



Stephen B. Ackerman, Reg. No. 37,761

Attachments